EE 448 - HDL Design and Simulation Laboratory

(1)
Prerequisite: EE 246. Design of digital systems using a hardware description language (HDL). Hierarchical design methodologies are introduced, where designs can be modeled behaviorally and/or structurally. Designs are verified through simulation. Laboratory 3 hours.